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Flip-Flops for Accurate Multiphase Clocking:
Transmission Gate Versus Current Mode Logic
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Abstract—Dynamic transmission gate (DTG) flip-flops (FFs)
(DTG-FFs) and current mode logic (CML) FFs (CML-FFs) are
compared targeting power efficient multiphase clock generation
with low phase error. The effect of component mismatches on
multiphase clock timing inaccuracies is modeled and compared,
using the product of mismatch-induced jitter variance and power
consumption as a figure-of-merit (FOM). Analytical equations are
derived to estimate the jitter–power FOM for DTG-FF- and CML-
FF-based dividers. Simulations confirm the trends predicted by
the equations and show that DTG-FFs achieve a better FOM than
CML-FFs. The advantage increases for CMOS processes with
smaller feature size and for a lower input frequency compared
to fT .
Index Terms—Current mode logic (CML), divider, dynamic
transmission gate (DTG) logic, flip-flop (FF) design, jitter, low
power, mismatch, multiphase clock, phase error, power efficiency,
timing.
I. INTRODUCTION
ACCURATE multiphase clock generation (MPCG) is es-sential for applications such as time-interleaved analog-
to-digital converters [1] and wireless transceivers with high
image rejection and harmonic rejection [2]. Phase errors de-
grade performance, e.g., by generating spurious tones [3] or
limiting the achievable image and harmonic rejection [4].
Phase errors originate from delay deviations in MPCG
blocks, e.g., delay elements in a delay-locked loop or flip-flops
(FFs) in a shift register or divider-based MPCG [5]. Delay devi-
ation can originate from the intrinsic properties (mismatch and
noise) of the FF in a divider itself or can be caused by external
influences like supply noise. To reduce the effect of supply
noise, current mode logic (CML) is often used. However, if the
power supply noise can be adequately reduced by regulation
and decoupling capacitors, the question is which type of FF
offers the lowest jitter for a given amount of power. At the
International Solid-State Circuits Conference, we increasingly
see dynamic transmission gate (DTG) and standard CMOS
logic dividers being used in phase-locked loops and other jitter
critical applications (e.g., [6] and [7]). Good achieved results
make it plausible that the supply decoupling problem can be
solved to a sufficient degree. Among the intrinsic error sources,
the timing errors due to mismatch are much larger than from
device noise [8]. As mismatch is static, it adds a skew to a one-
phase clock. However, if multiple clock phases contribute to
one output at different moments in time, deterministic “mis-
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match jitter” results [5], [9]. Although mismatch jitter can be
reduced by digital calibration, this adds considerable cost and
complexity.
As discussed in [5] and [9], putting identical circuits in
parallel (W-scaling and admittance/impedance scaling) reduces
mismatch jitter at the cost of higher area and power con-
sumption. Therefore, just comparing mismatch jitters without
considering power will give a highly sizing-dependent result.
Hence, we normalize jitter variance to power consumption, as
in [5], and use the jitter–power figure-of-merit (FOM)
FOM = σ2tmPd (1)
where σtm is the timing variance due to mismatch and Pd is
the power dissipation. This FOM has a fundamental basis and
allows for comparing differently sized circuits fairly, similar to
normalizing oscillator phase noise or filter SNR to power.
In [7], DTG FFs (DTG-FFs) were used and able to achieve
very low phase errors at much lower power consumption than
CML. Explorative simulations in [10] confirmed that DTG-
FFs have significant advantages over CML FFs (CML-FFs) for
MPCG. However, we would like to understand under which
conditions (frequency and number of phases) this is true and
how technology affects the conclusions. Although the speed,
power, and power delay have been analyzed fundamentally ex-
tensively for several FF topologies (e.g., [11] and [12]), there is
not much work to optimize jitter–power performance. This brief
hence derives analytical equations to estimate jitter, power, and
FOM for both DTG-FFs and CML-FFs. Such analytical equa-
tions are valuable for insight, to guide the initial design of FFs.
In Section II, the mismatch jitter and power consumption are
modeled for DTG-FFs and CML-FFs, and in Section III, the
jitter–power FOMs are compared and verified by simulations.
Section IV draws conclusions.
II. FF POWER AND MISMATCH-JITTER MODELING
We will now model the mismatch jitter and power consump-
tion for an N -phase MPCG/divider implemented using DTG-
FFs and CML-FFs as depicted in Figs. 1 and 2 for the case
N = 4. The differential divider outputs (e.g., pair I+, I−) will
be analyzed, so that a fair comparison can be made with a CML-
FF that has a differential output. To provide insight, we keep
the equations simple and use first-order device equations rather
than the more complicated short-channel models. Evaluating
(1) for an MPCG with N DTG-FFs, we find
FOMDTG−MPCG=σ2DTG−FF(N ·PDTG−FF+PDTG−INBUF)(2)
where σ2DIG_FF is the mismatch-jitter variance (variation in FF
delay) and N is the number of phases.
PDTG−FF and PDTG−INBUF are power consumptions of an
FF and input clock buffer, respectively. As we aim for insight in
FF design (used in an MPCG), we chose to analyze “FOM per
1549-7747/$31.00 © 2013 IEEE
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Fig. 1. (a) MPCG using DTG-FFs (N = 4). (b) One DTG-FF.
Fig. 2. (Top) MPCG with CML-FFs for N = 4. (Bottom) CML buffer and
latch.
FF.” Thus, we divide (2) by N to find an FF FOM, assuming all
FFs are identical and contribute the same mismatch jitter
FOMDTG−FF=
FOMDTG−MPCG
N
=σ2DTG−FF
(
PDTG−FF+
PDTG−INBUF
N
)
. (3)
For an MPCG with CML-FFs as in Fig. 2, however, only
N/2 FFs are required because differential outputs are already
available. Thus, its expression of FOM per FF becomes
FOMCML−FF=
FOMCML−MPCG(
N
2
)
=σ2CML−FF
(
PCML−FF+
2PCML−INBUF
N
)
. (4)
We assumed that the presence of start-up initialization switches
can be neglected and that all FFs are triggered by the same
edge of a shared clock. Thus, a deterministic time shift in that
clock edge is common for all the FFs and does not contribute
to phase errors between clock phases. Thus, even if a large
number of cascaded buffers is used in front of an FF to drive
N big FFs, buffer timing errors fall out and the phase error
Fig. 3. Clock input to the output delay path of a DTG-FF.
is dominated by the FF. In contrast, if buffers are added after
the FF, both the FF and the buffer contribute mismatch errors.
To minimize total jitter, buffers should be added before the FF
in case it has to drive a large capacitive load. As such, buffers
are generally scaled up (“tapered buffer chain”), and the overall
power consumption is dominated by the FFs and the last buffer
preceding the FF, justifying just one clock buffer stage in the
FOM model. In a master–slave FF, the slave latch drives the
load, and thus, its delay variation renders mismatch jitter. To
improve FOM, the master latch can be scaled down compared
to the slave latch. As this is possible for both logic families,
for simplicity, we keep the master and slave latches identical.
We derive FOM equations for DTG-FFs in Section II-A and for
CML-FFs in Section II-B.
A. FOM of a DTG-FF
The mismatch jitter of a DTG-FF [Fig. 1(b)] is the variation
of clock-to-output delay. The critical delay path is drawn in
Fig. 3. First, we model the transmission gate delay modeled by
its equivalent RC time constant [13]. Here, we take a simplified
first-order transmission gate (TG) delay where the equivalent
resistance is assumed to be constant over the transition range
[14, Fig. 6.48]. Using the simple square-law MOS transistor
model, the equivalent TG resistance can be obtained. From the
TG equivalent resistance, the delay from the 50% input level to
the 50% output level can be written as
tTG =
2 (ln 2)VDD (CL + Cint)
Kn (VDD − VTn)2 +Kp (VDD − |VTp|)2
(5)
where CL is the output capacitance, K = μCoxW/L, VT is the
threshold voltage, and suffices n and p refer to nMOS and
pMOS transistors, respectively. Equation (5) is valid for both
high-to-low (H–L) and low-to-high (L–H) transitions.
We modify the equivalent resistance by adding the driving
inverter resistance (see Fig. 3) to better estimate the delay. For
an L–H output transition, the pMOS in the inverter is active and
operates in the triode region. The same is true for the nMOS for
an H–L transition. Adding these resistances, the delay for the
differential (antiphase) output, which is the average of an H–L
and L–H delay, can be written as
TTG_t_AVG= ln 2
{
2VDD
Kn(VDD−VTn)2+Kp (VDD−|VTp|)2
+
1/2
Kn(VDD−VTn) +
1/2
Kp (VDD−|VTp|)
}
× (CL + Cint) (6)
where Cint is the load capacitance due to the TG itself. The last
two resistance terms in (6) model inverter triode resistances for
equally sized inverter and TG transistors. In practice also
VTN ≈ VTp Kn ≈ Kp. (7)
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Fig. 4. Clock-to-output delay of DTG-FF. Model and simulations.
Using (7) and defining the ratios as follows, (6) can be written as
TTG_t_AVG =
(ln 2)L2 (γc+0.5+rl) (1+rμ) (2VDD−VTn)
μ
[
(VDD − VTn)2
]
(8)
where rl is the loading ratio of an FF, i.e., its CL expressed in
terms of its input capacitance.
Ratio rμ is the pMOS-to-nMOS width ratio (Wp/Wn, typ-
ically 2.5, equal to the electron-to-hole μ ratio), μ is the
mobility of an nMOS transistor, and γc is the ratio of drain-
to-gate capacitance of a MOS transistor (bias independent for
simplicity). Although the delay equation (8) neglects the effect
of finite rise/fall time, it gives a reasonable estimate (see Fig. 4).
Mismatch jitter is now obtained taking partial derivatives of
(6). Applying approximation (7) and after some algebra, we can
obtain the mismatch-jitter variance
σ2tDTG−FF =
(ln 2)2 V 2DDL
4 (γc + rl + 1.5)
2
4μ2rμ (1 + rμ)
−3 (VOD)
4
×
[(
1 + d2o
) σ2Kn
K2n
+
(
4 + d2o
)
σ2VTn
(VOD)
2
]
. (9)
Here, σVTn and σKn are the standard deviations of VTn and Kn
mismatch, respectively, assumed to be the same for a pMOS.
The overdrive VOD = (VDD − VTn), and do is the normalized
overdrive ratio of VOD w.r.t. VDD. As the total equivalent device
size at the output node is bigger than the FF size, its capacitive
mismatch is less important than K mismatch and it is neglected.
When used inside an MPCG, each FF’s output drives another
FF along with the external load. To take this into consideration,
we replaced rl by (rl + 1) in (9).
The power consumption of a CMOS inverter can be approx-
imated in terms of its nMOS gate capacitance Cgn as
PINV = fOV
2
DDCgn (1 + rμ) (γc + rl) (10)
where fO is the output clock frequency. This assumes that the
dynamic charging/discharging power is dominant over short-
circuit power and leakage power. The dynamic power consump-
tion of a DTG-FF [Fig. 1(b)] can be expressed as
PDTG−FF = fOV 2DDCgn (1 + rμ) [2 (3γc + 1) + rl] (11)
and the input buffer power consumption per FF is
PDTG−INBUF = 2fOV 2DDCgn (1 + rμ)N (12)
TABLE I
PARAMETERS FOR JITTER–POWER ESTIMATIONS
IN A 90-nm CMOS PROCESS
where the input clock frequency fi is expressed as Nfo. With
the help of (1), (3), (9), (12), and some algebra, we get
FOMDTG−FF =
fOV
4
DDL
4COX
μ2 (VOD)
4 FDTG(r)
×
[(
4 + d2o
)
A2VTn
(VOD)
2 +
(
1 + d2o
)
A2Kn
]
(13)
where AVTn and Akn are the technology-dependent mismatch
constants and FDTG(rl) is a function which depends on the
circuit topology used in the DTG-FF. For Fig. 1, it is
FDTG(rl) =
[2(3γc + 1 +N) + rl] (γc + rl + 1.5)
2
4(ln 2)−2rμ(1 + rμ)−4
. (14)
Here, we approximate the MOS gate capacitance as COX ·W ·
L. As the FOM is, by its definition, independent of admittance
scaling, it only makes sense to optimize the FOM of the FF by
changing width ratios such as rμ and rl. We used rμ = 2.5 to
match the rise and fall delays of the FF. The clock-buffer size is
chosen to be close to its optimum 2.5 [15] for minimum power
and mismatch-jitter product.
To optimize FOM, we see that lowering VDD is very effec-
tive, while short channels (small L) are also very beneficial.
When N is increased, the FOM increases via FDTG according
to (13) assuming that fo is constant. This is expected since,
for constant fo and higher N , fi goes up, increasing dynamic
power proportionally, whereas mismatch jitter remains the
same according to (11). However, if we keep the fi constant and
increase N , fo will decrease and thereby decrease the dynamic
power and, hence, the FOM.
B. FOM of a CML-FF
The CML-FF in Fig. 2 (top) consists of two identical CML
master–slave latches. The delay variation of CML-FF, same as
that of a CML latch (Fig. 2, bottom) is derived in analogy to
that of a CML buffer as in [5]. For cascaded CML buffers, the
output load capacitance is dominated by the input transistors of
the next CML stage. To minimize the load capacitance for the
previous stage, the width of the nMOS has to be just enough
to flip the bias current from one load resistor Rb to the other
(see the CML buffer in Fig. 2, bottom). In that case, the input
transistor overdrive voltage is the same as the voltage swing VS .
Thus, the bias current of a CML buffer (IB) or a CML latch
(IL) in a CML-FF can be related to its voltage swing (VS) as
IB = μCOX
WB
2L
V 2S IL = μCOX
WL
2L
V 2S (15)
where WB and WL are the widths of input transistor of the
buffer and the latch, respectively. Using (15), the mismatch
jitter of the FF given in [5] can be rewritten as
σ2tCML = t
2
CML
[
σ2δCL
C2L
+
σ2δR
R2
+
1
(ln 2VS)2
×
{
σ2VTn +
V 2S
4
(
σ2R
R2
+
σ2Kn
K2n
)}]
. (16)
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Fig. 5. (a) Power consumption of DTG and CML. (b) Mismatch jitter of DTG and CML. (c) MPCG FOM for DTG and CML.
As the power consumption of a CML buffer is VDDIB , we
obtain the CML buffer FOM from (16) in terms of basic
technology, design, and mismatch parameters as
FOMCML_buf =
VDDCOXL
2(γc + rl)
2
2μ
×
{
4A2VTn
V 2S
+A2Kn +
3A2R
rRM
}
(17)
where rRM is the ratio of resistor and the input nMOS device
area and AR is a resistor mismatch constant. Here, we ignore
load capacitance mismatch (see Section II-A) for simplicity.
The load capacitance is modeled via load ratio rl.
To get the CML-FF FOM used in an MPCG, we need to
know the relation between IL and IB . The ratio of IL and IB
is designed such that both buffer and FF have the same output
slew rate. This is to have an equal distribution of mismatch jitter
among cascaded stages. The clock buffer drives N/2 CML-FFs
or N CML latches, and the latch drives (rl + 2 + γc) times
its total input capacitance. Thus, the buffer and CML-FF input
transistor width ratio (also current ratio) is
IB
IL
=
WB
WL
=
N
rl + 2 + γc
. (18)
Hence, the total power consumption per FF is
PCML−FF +
2PCML−INBUF
N
=
(
2IL +
2IB
N
)
VDD. (19)
Changing (17) according to the load condition of a CML-FF in
an MPCG and using (4) and (19), we obtain
FOMCML−FF =
VDDCOXL
2
μ
FCML(rl)
×
{
4A2VTn
V 2S
+A2Kn +
3A2R
rRM
}
(20)
where FCML is a function of rl specific to CML MPCG
FCML(rl) =
{
rl + 4γc + 3
rr + 4γc + 2
}
(rl + 2γc + 2)
2 . (21)
Two design choices can improve the FOM in (20): increasing
the voltage swing (reduces VT mismatch effect) and reducing
the load ratio (reduces the load capacitance and delay). We
simulated with 1.2 V of power supply in a 90-nm CMOS
technology and used 0.4 V of voltage swing which keeps all
transistors more or less in saturation. The load ratio affects FF
delay and the mismatch-jitter variance in a similar manner, so
that FOM and delay are proportional when VDD and VS are
fixed. Thus, low delay is preferred as in [5].
TABLE II
COMPARISON OF MPCG FOR CL = 50 fF AND N = 4 (SIMULATION)
III. COMPARISON OF MPCG WITH DTG-FF AND CM-FF
To compare model with simulation, we calculated the power,
mismatch jitter, and FOM using the values in Table I for a
90-nm CMOS process. We simulated four-phase MPCGs for
an input frequency fi = 4 GHz and slew rate of 48 V/ns.
The DTG-FF nMOS width is 16 μm, and the CML-
FF (R = 67 Ω and IL = 6 mA) input device is 55 μm so
that the input capacitance considering ratio rμ is equal for
both FFs.
For mismatch jitter, we did Monte Carlo simulations with
100 iterations for “only mismatch” variations. The power con-
sumption (Pd) and the mismatch-jitter (Mj) model results are
compared with simulation results in Fig. 5(a) and (b), respec-
tively, with changing load capacitance. The power consumption
has some deviation from the model due to the square-law-model
inaccuracy. Simulated DTG-FF Mj is less than modeled, as we
assumed equal AVT for the pMOS and nMOS (actually, pMOS
mismatch is less). In contrast, simulated CML-FF Mj is more
than the modeled one due to the approximated first-order delay
equation used. We accept these model errors to keep model
equations simple. The simulated delay, power, Mj, and FOM
are shown in Table II for rl = 1 for both FFs. A column for
rl = 1/8 is added for DTG, where device width is increased,
keeping the load capacitance the same. It demonstrates that
DTG Mj can be pushed down by W-scaling at the cost of
power, at relatively constant FOM.
As both power and mismatch comparison is device size
dependent, we compare FOM to get a size-independent compar-
ison. The FOM is compared to that in Fig. 5(c). Deviations in
FOM exist up to about a factor of two; however, the difference
between the two logic families is significantly more than the
model error. Expressed analytically, the FOM ratio can be found
from (13) and (20)
FOMCML−FF
2FOMDTG−FF
=
μ(VOD)
4
2foV 3DDL
2
FCML
FDTG
{
4A2VTn
V 2
S
+A2Kn +
3A2R
rRM
}
4+d20
V 2
OV
AV 2
Tn
+[1+d20]A2Kn
(22)
taking into account that a DTG-MPCG needs N FFs whereas
the CML-MPCG needs only N/2 (see Figs. 1(a) and 2).
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Fig. 6. (a) DTG- and CML-MPCG FOM versus frequency. (b) FOM ratio with changing N . (c) Simulated FOM for fixed Cin and CL.
The ratio in (22), for example, RFOM, can also be written as
RFOM =
πfTV
5
OD
foV 3DDV
2
S
FCML
FDTG
×
{
4A2VTn + V
2
SA
2
Kn
+
3V 2SA
3
R
rRM
}
(4 + d2o)A
2
VTn
+ V 2OD (1 + d
2
0)A
2
Kn
(23)
where fT is nMOS unity gain frequency, defined as
FT =
μgm
2πCgs
=
μVOD
2πL2
. (24)
In (23), the ratio of the FOMs can be separated in three
parts: The first part has strong technology dependence, and it
is proportional to fT . With CMOS technology downscaling,
the fT increases, and so does the ratio, explaining why DTG
MPCGs indeed become relatively better compared to CML
in scaled CMOS technologies. The second F -ratio term is a
function of design parameters related to circuit topology. The
low capacitance in a DTG-FF, as there is no cross-coupled
pair, and its fast path from clock to output help boost the ratio
through smaller FDTG. The third term in (23) is a function of
the mismatch parameters and close to one, so it does not affect
the comparison result significantly.
Fig. 6(a) shows this advantage for a wide output frequency
range. In this case, the simulation was done for a load capac-
itance of 10 fF and rl = 1. When we change the number of
phases, we can either keep the input frequency constant or the
output frequency. From (23), FOM ratios for both scenarios
are plotted in Fig. 6(b) for fo = 100 MHz and fi = 4 GHz.
DTG-FF performs better (ratio > 1). In Fig. 6(c), we compare
the simulated FOM for changing FF sizes, with fixed input (at
INCLK+ and INCLK− in Figs. 1 and 4) and output capac-
itances, and it also shows an order of magnitude better than
the FOM for DTG. In this case, extra buffers have been added
in the clock path when larger FF devices are used. Although
the CML-FF FOM is more robust to temperature (∼5% for
−10 ◦C−85 ◦C) and process variations (∼15%) than the DTG-
FF (∼10% and 55%, respectively), a big advantage remains.
Therefore, for low power and jitter performance, DTG logic
is preferred for wideband operation, e.g., for flexible software-
defined radio applications. This is because its power and FOM
are automatically reduced for lower frequency [first term in
(13)] whereas CML always dissipates the current that is re-
quired at the highest frequency of operation.
IV. CONCLUSION
DTG-FFs and CML-FFs have been compared fundamentally
with respect to their potential to realize accurate multiphase
clocks in a power efficient way. The comparison is based on an
FOM which quantifies the product of mismatch-induced timing
jitter variance and power dissipation, normalized for admittance
scaling effects. First-order analytical expressions are derived
and confirmed by simulations to model mismatch jitter, power
dissipation, and jitter–power FOM. The analytical expressions
are used to compare FFs and also to design them for low FOM.
A comparison shows that DTG-FFs outperform CML in
jitter–power FOM in 90-nm CMOS technology. This is
mainly because DTG-FFs only consume power during switch-
ing. Moreover, they have less capacitance (no need for a
cross-coupled pair) which reduces both power and jitter. The
advantage scales roughly with fT /fO so technology scaling
benefits DTG logic compared to CML (23). These equations
can be useful in selecting FF for multiphase generation, for
different technologies and frequencies of operation.
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